A novel floating gate MOS (FGMOS) transistor-based differential difference controlled current conveyor (DDCCC) is proposed in this paper. Major advantages of the FGMOS-based DDCCC are low power dissipation and simplicity. The proposed circuit is designed using only 14 MOS transistors. The total power dissipation of the proposed circuit is equal to 7.38 µ W. The other advantage of this circuit is that intrinsic resistance seen at port X of the DDCCC can easily be tuned by a biasing current. The tuning range of the intrinsic resistance is rather wide. Additionally, a current controlled universal filter and tunable positive and negative active resistors are presented as applications of the proposed circuit. The DDCCC and its applications are simulated using SPICE in 0.18 µ m CMOS technology.
Introduction
Current mode circuits for electronic circuit design have advantages such as high linearity, good slew rate, wide bandwidth, low power dissipation, and simpler circuit structure compared with voltage mode circuits [1] [2] [3] [4] .
The second-generation current conveyor (CCII) used commonly in current mode circuit design was proposed by Sedra and Smith in 1970 [5] . The current controlled current conveyor (CCCII) proposed by Fabre in 1995 is a type of CCII [6] . The CCCII has a parasitic resistor whose value can be adjusted by biasing current at the input port X. Differential voltage signals are frequently employed in analog electronic circuits. However, the CCII and CCCII structures are not suitable considering some differential inputs. Differential voltage current conveyor (DVCC) and differential difference current conveyor (DDCC) structures are convenient to use for differential signals and these structures were reported in [7, 8] . These structures suffer from incapability of electronic adjustability. Therefore, a new circuit, called a current controlled differential difference current conveyor, was introduced in the literature [9] . This circuit contains too many components and has tunable intrinsic resistance. In terms of the electronic circuit design, intrinsic resistances are generally considered as a disadvantage, but the intrinsic resistance at the input port of the DDCCC can be used instead of passive resistors to decrease the number of passive components. Adjustability of the intrinsic resistance by the biasing current also provides some advantages [10] .
The FGMOS transistor, a kind of MOSFET transistor, has a floating gate that is completely isolated within the oxide. This structure also has two or more gate terminals, which are coupled capacitively to the floating gate. FGMOS transistors have advantages such as functional structure and wider dynamic range. These structures can facilitate the design of circuits working with low voltage and low power. Considering these advantages, FGMOS transistors have been commonly utilized to design analog circuit applications such as current mirror, analog multiplier, current conveyors, adjustable and highly linear resistors, filters, digital-toanalog converters, and operational transconductance amplifiers [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] .
In this study, a new DDCCC structure that is designed by employing FGMOS transistors is proposed. The novelties of the proposed DDCCC are having a very simple structure using FGMOS transistors and tunability. The proposed circuit also consumes very low power. It can be tuned to a wide range of intrinsic resistance values at the input terminal of the DDCCC. As applications of the proposed DDCCC, a current controlled universal filter and tunable positive and negative active resistor structures have been demonstrated. In order to confirm the theoretical approaches, the proposed DDCCC, the universal filter, and the active resistor structures have been simulated by SPICE.
FGMOS transistor
The symbol and the equivalent circuit of an n-type FGMOS transistor that has two or more gate terminals are shown in Figures 1a and 1b. FG 1 , FG 2 , . . . FG n are the input gate terminals. The input gates are coupled to the floating gate capacitively and the input capacitances are C F G1 , C F G2 , . . . C F Gn . The floating gate is also coupled capacitively to the drain, source, bulk, and gates. These parasitic capacitances are C F GD , C F GS , and C F GB as depicted in Figure 1b . Voltages of the input gates, drain, source, and bulk terminals affect the effective floating gate voltage in proportion to the coupling capacitances. The total capacitance C T between the floating gate and the other terminals can be written as:
If the relation belonging to the total capacitances is written as
is approximately equal to ∑ C F Gi . Here V F G is the effective floating gate voltage and it can be defined as:
where Q F G is the residual charge trapped at the floating gate during the fabrication process. This charge can be eliminated as explained in [21] .
The drain current I DS for the FGMOS transistor in the subthreshold region is determined as:
where I Z is the zero-bias current. V F GB , V SB , and V DB are voltages of the floating gate-bulk, source-bulk, and drain-bulk, respectively. S and κ denote the aspect ratio of the channel and the electrostatic coupling coefficient between the gate and the channel. Additionally, U t can be described as the thermal voltage [21, 22] .
Proposed DDCCC circuit
The block diagram of the DDCCC is seen in Figure 2 . For an ideal DDCCC, input impedances at Y terminals are equal and infinite. The input impedance of the X terminal is an intrinsic resistance and its value can be controlled by the biasing current of the DDCCC. The output impedance of the Z terminal is infinite. The DDCCC can be defined by the following matrix equation.
The circuit diagram of the proposed FGMOS transistor-based DDCCC is shown in Figure 3 . As shown in Figure 3 , the designed DDCCC with +Z output terminal contains 14 transistors. If the circuit is designed by adding one more output terminal (-Z terminal), it requires 12 more transistors. Therefore, a DDCCC having both +Z and -Z output terminals can be designed using 26 transistors.
V F GS7 and V F GS8 are the voltage differences between the effective floating gate and source terminal for the M 7 and M 8 transistors, respectively. 
The effective floating gate voltages shown in Eq. (5) can be expressed as:
where V C is utilized to increase the input voltage swing of FGMOS transistors. Assuming the perfect matching of the transistors, Eq. (7) is obtained as follows:
where all input capacitances are equal to C F G . If the M 7 and M 8 transistors are assumed to be operating in the subthreshold region, the current I X at the X terminal, which is equal to the difference between I D8 and I D7 , can be written as:
where I 0 is the biasing current and V DM is the difference voltage between V F G8 and V F G7 [22] .
From Eq. (8), if the expression belonging to the voltages is assumed as κ·V DM << 2· U t , current I X can be found as:
where
, and V Y 3 are grounded, I X is found as:
From Eq. (10), the intrinsic resistance R X providing the controllability of the DDCCC is written as:
As shown in Figure 3 , two separate current mirrors are composed with M 1 -M 6 and M 9 -M 14 . Considering the general characteristics of the DDCCC, the current at the X terminal must be equal to the current at the Z terminal. Therefore, the channel width of M 3 should be chosen as twice as much channel width of M 1 and M 2 . In the same manner, this situation is valid for M 4 , M 5 , and M 6 transistors.
Simulation results
The circuit shown in Figure 3 is simulated by using SPICE for 0.18 µ m TSMC CMOS parameters. The model presented in [21] is used to simulate FGMOS transistors. Input capacitances belonging to FGMOS transistors are taken as 50 fF. The supply voltage is equal to ± 0.6 V and V c is chosen as -0.6 V to increase the input voltage swing of the FGMOS transistors. Transistor dimensions used in the proposed DDCCC are given in Table 1 . 5 2 Figure 4 shows the current transfer characteristics from the X terminal to the Z terminal for I 0 = 5 µ A. As shown in the graph, the output current at the Z terminal is correctly copied from the X terminal. mV P −P . The result shows that the THD remains below 1% for difference input signals with amplitude lower than 600 mV peak to peak, which confirms the practical utility of the proposed circuit. This result is reasonable. The power dissipation of the proposed DDCCC is 7.38 µ W for I 0 = 10 µ A.
As seen in Table 2 , the proposed DDCCC is compared with some presented current conveyors in the literature. It is clear that the proposed current conveyor circuit has a good performance. As seen in Table 2 , the proposed structure consumes lower power than the other circuits and the supply voltage is desirable. The proposed circuit employs only 14 transistors and it can be electronically tuned by the intrinsic resistance at the input terminal. The tuning range of this resistance is also wider than that of the other circuits. Additionally, the bandwidth of circuits operating at low power is narrower than the others. It is obviously seen that the proposed circuit has wider bandwidth than those in [18] and [24] . DC voltage transfer error is related to dynamic input range and it is observed that the error is higher than in [9] . The dynamic input ranges of the proposed circuit and that of [9] are ± 0.4 V and ±0.3 V as clearly shown in Figure 9 for ±0.6 V and ±1.25 V supply voltages, respectively. When viewed from this aspect, the voltage transfer error value of the proposed circuit can be assessed as reasonable. Voltage transfer characteristics of these circuits are illustrated in Figure 9 . 
Applications

DDCCC-based current controlled universal filter application
The controllable universal filter structure shown in Figure 10 is obtained by modifying the filter in [27] . This structure has three inputs and one output to provide realization of the low pass (LP), high pass (HP), band pass (BP), and band reject (BR) filters. The universal filter seen in Figure 10 is composed of two DDCCCs and two capacitors. The output functions of the filter can be written as:
where R X is the intrinsic resistance at the X terminals of the DDCCCs and all biasing currents are equal to I 0 . The cut-off frequency and quality factor of this structure can be given as follows:
From Eq. (13), it is seen that the cut-off frequency can be tuned by the biasing current I 0 . According to Figure  10 , input voltage combinations of different filter characteristics can be given by Table 3 . Figure 11 depicts the simulated frequency responses of the universal filter for the LP, HP, BP, and BR configurations.
The simulated frequency responses of the BP filter at different biasing currents are given in Figure 12 . This graph illustrates the electronic tuning capability of the filter. Figure 13 displays the simulated frequency and phase responses of the BR filter. Figure 14 displays two types of active resistors designed by using only two DDCCCs. The proposed active resistors might be tuned by the biasing current of the DDCCC. The resistance value of the resistors is defined as:
DDCCC-based tunable active resistor application
where all biasing currents are equal to I 0 . The I-V characteristics of the designed positive and negative resistors are shown in Figures 15 and 16 , respectively.
Behaviors of the resistors are extremely linear between -300 mV and +300 mV as seen in Figures 15  and 16 . To test the applicability of the designed active resistor, an inverting amplifier based on the AD712 op-amp is built as shown in Figure 17 . Figure 18 shows the voltage gain of the inverting amplifier for the various biasing currents. The voltage gain of the amplifier can be defined as -R AB2 / R AB1 . It is seen that the gain of the amplifier can be controlled by the biasing current. It is clear that the simulation results confirm the theoretical approach of the proposed resistor based on the DDCCC.
Discussion and conclusion
A novel FGMOS-based DDCCC structure is proposed in this study. The proposed circuit designed using FGMOS transistors offers some novelties required recently such as low power consumption, wide tuning range of the intrinsic resistance, and simplicity of the circuit structure. The circuit employs only 14 transistors. The proposed circuit is theoretically analyzed and simulated by SPICE. It is observed that the simulation results confirm to the theoretical approaches. The value of the intrinsic resistance at the input port of the DDCCC can be varied from 30 KΩ to 17 M Ω by changing the value of the control current I 0 , with excellent correspondence between the theoretical and simulation results. The proposed circuit requires a low voltage as well as ±0.6 V. This circuit consumes only 7.38 µ W. It is highly suitable for low-power applications. The maximum THD value of the proposed circuit is 1.65% for 800 mV pp . This is a reasonable value when it is compared with other studies. To demonstrate the applicability of the theory, a current controlled universal filter and tunable positive and negative active resistor structures are designed using the proposed DDCCC. Satisfactory results are obtained from applications. The development of the proposed circuit has a main advantage in the ability to provide low-power system implementations. Ultimately, such electronic controllability of the proposed circuit is an attractive feature in general electronic circuit design and the circuit is a useful structure for low-voltage applications requiring low power consumption.
